

CLAIMS

What is claimed is:

1 1. A microprocessor including:

2 an execution unit to trigger a snoop if a store into a
3 memory occurs; and

4 a translation lookaside buffer (TLB) having a content
5 addressable memory (CAM) and receiving a physical address
6 indicating the location where the store occurred in the
7 memory, the TLB to store page translations between a linear
8 page address and a physical page address pointing to a page
9 of the memory having contents stored within a cache, the TLB
10 including a CAM input port responsive to the snoop to compare
11 the physical address received by the TLB with the physical
12 page address stored therein.

1 2. The microprocessor of claim 1 wherein if it is
2 determined that the physical address received by the TLB
3 matches a physical page address stored within the TLB,
4 indicating that information was modified within the memory
5 correlating to information potentially located within the
6 cache, information within the cache is invalidated.

1 3. The microprocessor of claim 2 wherein information within
2 the cache is invalidated by setting a bit in the cache to
3 indicate invalid information in a cache line and disregarding
4 the information within the cache.

1 4. The microprocessor of claim 1 wherein if it is
2 determined that the physical address received by the TLB
3 matches a physical page address stored within the TLB,
4 indicating that information was modified within the memory
5 correlating to information potentially located within the
6 cache or a pipeline, and the microprocessor provides
7 inclusion for the cache and the pipeline such that
8 information within the cache and the pipeline are
9 invalidated.

1 5. The microprocessor of claim 4 wherein information within
2 the cache and a pipeline are invalidated by setting a bit in
3 the cache to indicate invalid information in a cache line and
4 disregarding the information within the cache and the
5 pipeline.

1 6. The microprocessor of claim 4 wherein the TLB maintains
2 original page translations for all bytes of information
3 within the cache and pipeline to provide inclusion.

1 7. The microprocessor of claim 1 wherein the TLB includes
2 data bits providing an indication as to what portion of a
3 page in memory has its contents stored in the cache, and the
4 microprocessor further includes snoop logic coupled to the
5 TLB, the snoop logic to provide further comparison of the
6 data bits with the physical address received by the TLB after
7 a store into memory, the comparison provided by the snoop
8 logic indicating if information was modified within a portion
9 of a page of memory correlating to information potentially
10 located within the cache.

1 8. The microprocessor of claim 7 wherein the data bits
2 providing an indication as to what portion of a page in
3 memory has its contents stored in the cache are the FINE HIT
4 bits.

1 9. The microprocessor of claim 7 wherein if it is
2 determined that the physical address received by the TLB
3 matches a physical page address stored within the TLB and the

4 snoop logic indicates that the physical address matches the
5 portion of memory associated with the data bits, indicating
6 that information was modified within a portion of memory
7 correlating to information located within the cache,
8 information within the cache and a pipeline are invalidated.

1 10. The microprocessor of claim 9 wherein information within
2 the cache and a pipeline are invalidated by setting a bit in
3 the cache to indicate invalid information and disregarding
4 the information within the cache and the pipeline.

1 11. The microprocessor of claim 9 wherein the data bits
2 providing an indication as to what portion of a page in
3 memory has its contents stored in the cache are the FINE HIT
4 bits.

1 12. The microprocessor of claim 1 wherein the cache is a
2 trace instruction cache and the information stored therein is
3 instructions and the TLB is an instruction translation
4 lookaside buffer (ITLB).

1 13. A method of self modifying code detection for cache
2 coherency, comprising:

3 storing page table translations, the stored page table
4 translations including linear page addresses associated with
5 physical page addresses into a physically addressable memory
6 for information stored into a cache memory;

7 providing a physical memory address of a store into the
8 physically addressable memory; and

9 comparing the provided physical memory address to the
10 physical page memory addresses included in the stored page
11 table translations to determine if the physically addressable
12 memory has been updated by self modifying code.

1 14. The method of claim 13 wherein the comparing generates a
2 match between the provided physical memory address and one or
3 more of the physical page memory addresses included in the
4 stored page table translations indicating the potential
5 occurrence of self modifying code and cache incoherency.

1 15. The method of claim 14 further comprising:

2 invalidating the instructions within the cache memory
3 and an instruction pipeline for execution and fetching new
4 instructions from the physically addressable memory to
5 overwrite the invalidated instructions after the comparing
6 generates a match indicating the potential occurrence of self
7 modifying code and cache incoherency.

1 16. The method of claim 13 further comprising:
2 setting data bits associated with each stored page table
3 translation indicating what portion of a page in physically
4 addressable memory has its information stored into the cache
5 memory.

1 17. The method of claim 16 further comprising:
2 comparing the provided physical memory address to the
3 data bits associated with the stored page table translations
4 to determine if the physically addressable memory has been
5 updated by self modifying code within portions of pages in
6 physically addressable memory.

1 18. The method of claim 13 further comprising:
2 maintaining original stored page table translations for
3 all bytes of information within the cache memory and an
4 instruction pipeline..

1 19. A computer including:
2 a memory; and
3 at least one microprocessor, the at least one
4 microprocessor including,

5 an instruction cache to store instructions for
6 execution,

7 an execution unit coupled to the instruction
8 cache to execute the instructions stored therein,
9 the execution unit to trigger a snoop if a store
10 into the memory is executed, and

11 an instruction translation lookaside buffer
12 (ITLB) having a content addressable memory (CAM)
13 and receiving a physical address indicating the
14 location where the execution of the store occurred
15 in the memory, the ITLB to store page translations
16 between a linear page address and a physical page
17 address pointing to a page of the memory having
18 contents stored within the instruction cache, the
19 ITLB including a CAM input port responsive to the
20 snoop to compare the physical address received by
21 the TLB with the physical page address stored
22 therein.

1 20. The computer of claim 19 wherein if it is determined
2 that the physical address received by the TLB matches a
3 physical page address stored within the ITLB, indicating that
4 an instruction was modified within the memory correlating to
5 an instruction located within the instruction cache,
6 instructions within the instruction cache and an instruction
7 pipeline within the execution unit are invalidated.

1 21. The computer of claim 20 wherein the ITLB includes data
2 bits providing an indication as to what portion of a page in
3 memory has its contents stored in the instruction cache, and
4 the microprocessor further includes snoop logic coupled to
5 the ITLB, the snoop logic to provide further comparison of
6 the data bits with the physical address received by the TLB
7 after a store into the memory, the comparison provided by
8 the snoop logic indicating if an instruction was modified
9 within a portion of a page of the memory correlating to an
10 instruction located within the instruction cache.

1 22. The computer of claim 19 wherein the instruction cache
2 is a trace instruction cache.

1 23. A method of detecting cache incoherency in a computer
2 comprising:
3 providing a physical address associated with a store
4 into memory;
5 comparing the physical address associated with the
6 store into memory with a plurality of physical page addresses
7 indicating from what pages in a memory information was stored
8 into a cache;
9 generating a self modifying code hit signal indicating a
10 possibility of cache incoherency; and

11 invalidating the information stored into the cache upon
12 generation of the self modifying code hit signal.

1 24. The method of claim 23 wherein the plurality of physical
2 page addresses are stored within an instruction translation
3 lookaside buffer.

1 25. The method of claim 23 further comprising:
2 invalidating the information stored into an instruction
3 pipeline from the cache upon generation of the self modifying
4 code hit signal.

1 26. The method of claim 23 further comprising:
2 fetching instructions from memory to rewrite the
3 information into the cache to obtain cache coherency.

1 27. A microprocessor including:
2 a memory controller to trigger a snoop if a store into a
3 memory occurs; and
4 a translation lookaside buffer (TLB) having a content
5 addressable memory (CAM) and receiving a physical address
6 indicating the location where the store occurred in the
7 memory, the TLB to store page translations between a linear

8 page address and a physical page address pointing to a page
9 of the memory having contents stored within a cache, the TLB
10 including a CAM input port responsive to the snoop to compare
11 the physical address received by the TLB with the physical
12 page address stored therein.

1 28. The microprocessor of claim 27 wherein if it is
2 determined that the physical address received by the TLB
3 matches a physical page address stored within the TLB,
4 indicating that information was modified within the memory
5 correlating to information potentially located within the
6 cache or a pipeline, and the microprocessor provides
7 inclusion for the cache and the pipeline such that
8 information within the cache and the pipeline are
9 invalidated.

1 29. The microprocessor of claim 27 wherein the TLB includes
2 data bits providing an indication as to what portion of a
3 page in memory has its contents stored in the cache, and the
4 microprocessor further includes snoop logic coupled to the
5 TLB, the snoop logic to provide further comparison of the
6 data bits with the physical address received by the TLB after
7 a store into memory, the comparison provided by the snoop
8 logic indicating if information was modified within a portion

9 of a page of memory correlating to information potentially
10 located within the cache.

1 30. The microprocessor of claim 27 wherein the cache is a
2 trace instruction cache and the information stored therein is
3 instructions and the TLB is an instruction translation
4 lookaside buffer (ITLB).